
1. Under the program and debug side panel menu select Generate bitstream once in and accepted it will locate the board_top.v file because you set it to be the top file
2. You will then navigate through and accept the popup screens first synthesis -> Implementation -> bitstream this for me took well over five minutes ber run
3. Then once you have the bitstream follow the instructions to flash in P1_appendix3.

- Creation of the board_top file is a modified version the TA displayed remove what isn't necessary for our processor. Only need the LEDS to display the pc_out have two dedicated LEDs to display pass or fail. Our processor only needs three things for it to run a clock and input for the start button (btnC) and the pc address.
- Our processor also needs 3 seconds of time to zero out all the values when you initiate a reset.

- Flashing the bitstream onto the FPGA board.



- Image of the processor finished all of its tests (LD15 is lit means a pass and LD1-LD6 display binary representation of 0x72 meaning it ended safely)

